Reducing Power Dissipation of Data Communications on LSI with Scheduling Exploration
نویسندگان
چکیده
منابع مشابه
Reducing Power Dissipation in SRAM during Test
In this paper we analyze the power consumption of SRAM memories and demonstrate that the full functional pre-charge activity is not necessary during test because of the predictable addressing sequence. We exploit this observation in order to minimize power dissipation during test by eliminating the unnecessary power consumption associated with the pre-charge activity. This is achieved through a...
متن کاملapplication of upfc based on svpwm for power quality improvement
در سالهای اخیر،اختلالات کیفیت توان مهمترین موضوع می باشد که محققان زیادی را برای پیدا کردن راه حلی برای حل آن علاقه مند ساخته است.امروزه کیفیت توان در سیستم قدرت برای مراکز صنعتی،تجاری وکاربردهای بیمارستانی مسئله مهمی می باشد.مشکل ولتاژمثل شرایط افت ولتاژواضافه جریان ناشی از اتصال کوتاه مدار یا وقوع خطا در سیستم بیشتر مورد توجه می باشد. برای مطالعه افت ولتاژ واضافه جریان،محققان زیادی کار کرده ...
15 صفحه اولReducing Power Dissipation during Test Using Scan Chain Disable
A novel approach for minimizing power during scan testing is presented. The idea is that given a full scan module or core that has multiple scan chains, the test set is generated and ordered in such a way that some of the scan chains can have their clock disabled for portions of the test set. Disabling the clock prevents flip-flops from transitioning, and hence reduces switching activity in the...
متن کاملLow Power Baseband Modem LSI
Mitsubishi Electric Corporation has developed a low power baseband modem LSI for W-CDMA mobile phones. The LSI was installed in D900i, achieving approx. 170/90 minutes of continuous talk time for voice/video phones, and approx. 550/420 hours of continuous standby time in stationary/moving states respectively. The architecture of this LSI is similar to that of the baseband modem LSI chipset used...
متن کاملInstruction Scheduling for Low Power Dissipation in High Performance Microprocessors
Power dissipation is rapidly becoming a major design concern for companies in the high-end microprocessor market. The problem now is that designers are reaching the limits of circuit and mechanical techniques for reducing power dissipation. Hence, we must turn our attention to architectural approaches to solving this problem. In this work we propose a method of instruction scheduling which limi...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IPSJ Transactions on System LSI Design Methodology
سال: 2009
ISSN: 1882-6687
DOI: 10.2197/ipsjtsldm.2.53